-
1 memory cycle
nCOMP&DP ciclo de memoria m -
2 memory cycle
s.ciclo de memoria, ciclo de base de la memoria. -
3 memory
12 nCOMP&DP, ELEC ENG memoria f -
4 magnetic
-
5 direct
-
6 lane
lein1) (a narrow road or street: a winding lane.) callejuela, callejón2) (used in the names of certain roads or streets: His address is 12 Penny Lane.) calle3) (a division of a road for one line of traffic: The new motorway has three lanes in each direction.) carril4) (a regular course across the sea taken by ships: a regular shipping lane.) rutalane n1. camino2. carriltr[leɪn]2 (on road) carril nombre masculino3 (in athletics, swimming) calle nombre femenino4 (sea or air route) ruta\SMALLIDIOMATIC EXPRESSION/SMALLto live in the fast lane vivir deprisalane ['leɪn] n1) path, way: camino m, sendero m2) : carril m (de una carretera)n.• calle (Piscina) (•Deporte•) s.f.n.• callejuela s.f.• camino s.m.• faja s.f.• ruta s.f.• senda s.f.• travesía s.f.• vereda s.f.leɪn1) ( in countryside) camino m, sendero m; ( alleyway) callejón m2) ( Transp)a) ( for road traffic) carril m or (Chi) pista f or (RPl) senda fbus/bicycle lane — carril m de autobuses/bicicletas
to live in the fast lane — (colloq) vivir a toda máquina, vivir a tope (Esp fam)
b) ( for ships) ruta fsea/shipping lane — ruta marítima/de navegación
3) ( Sport) ( in athletics) carril m (Andes, Ven), calle f (Esp); ( in bowling) pista f[leɪn]1. N1) (in country) camino mmemory 2.a quiet country lane — un tranquilo camino or sendero rural
3) (Aut) carril m, vía f (LAm)•
bus lane — carril de autobuses•
to change lanes — cambiar de carril•
" get in lane" — "incorpórese al carril"•
" keep in lane" — "manténgase en su carril"•
traffic was reduced to a single lane — se pasó a circular por un solo carril•
a three-lane motorway — una autopista de tres carriles•
I'm in the wrong lane — no estoy en el carril donde debería estar4) (Naut) ruta f5) (Aer) (also: air lane) corredor m aéreo, ruta f aérea6) (Sport) calle f2.CPDlane closure N — corte m de carril
lane markings NPL — líneas fpl divisorias
* * *[leɪn]1) ( in countryside) camino m, sendero m; ( alleyway) callejón m2) ( Transp)a) ( for road traffic) carril m or (Chi) pista f or (RPl) senda fbus/bicycle lane — carril m de autobuses/bicicletas
to live in the fast lane — (colloq) vivir a toda máquina, vivir a tope (Esp fam)
b) ( for ships) ruta fsea/shipping lane — ruta marítima/de navegación
3) ( Sport) ( in athletics) carril m (Andes, Ven), calle f (Esp); ( in bowling) pista f -
7 dual
См. также в других словарях:
memory cycle — atminties ciklas statusas T sritis automatika atitikmenys: angl. memory cycle vok. Speicherzyklus, m rus. цикл памяти, m pranc. cycle de la mémoire, m … Automatikos terminų žodynas
cycle de la mémoire — atminties ciklas statusas T sritis automatika atitikmenys: angl. memory cycle vok. Speicherzyklus, m rus. цикл памяти, m pranc. cycle de la mémoire, m … Automatikos terminų žodynas
Memory bandwidth — is the rate at which data can be read from or stored into a semiconductor memory by a processor. Memory bandwidth is usually expressed in units of bytes/second, though this can vary for systems with natural data sizes that are not a multiple of… … Wikipedia
Memory timings — (or RAM timings) refer collectively to a set of four numerical parameters called CL, tRCD, tRP, and tRAS, commonly represented as a series of four numbers separated with dashes, in that respective order (e.g. 5 5 5 15). However, it is not unusual … Wikipedia
Cycle sort — Example of cycle sort sorting a list of random numbers. Class Sorting algorithm Data structure Array Worst case performance Θ(n2) … Wikipedia
Memory dependence prediction — is a technique, employed by high performance out of order execution microprocessors that execute memory access operations (loads and stores) out of program order, to predict true dependences between loads and stores at instruction execution time … Wikipedia
Memory refresh — is the process of periodically reading information from an area of computer memory, and immediately rewriting the read information to the same area with no modifications. Each memory refresh cycle refreshes a succeeding area of memory. Memory… … Wikipedia
Cycle of the Werewolf — First edition cover … Wikipedia
Memory-level parallelism — or MLP is a term in computer architecture referring to the ability to have pending multiple memory operations, in particular cache misses or translation lookaside buffer misses, at the same time. In a single processor, MLP may be considered a… … Wikipedia
Memory level parallelism — or MLP is a term in computer architecture referring to the ability to have pending multiple memory operations, in particular cache misses, at the same time.MLP may be considered a form of ILP, instruction level parallelism. However, ILP is often… … Wikipedia
Memory (Stephen King) — Memory is a short story by Stephen King that was originally published in the summer reading issue of Tin House magazine (#28) in July 2006. It is now confirmed to be similar to the first chapter of Duma Key. It was republished as an annex to… … Wikipedia